Skip to content

Commit 19b778f

Browse files
committed
setup.py is updated
1 parent c3a597c commit 19b778f

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

setup.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,7 @@ def read(filename):
1212

1313
setup(name='veriloggen',
1414
version=version,
15-
description='Refactoring Tool for Verilog HDL',
15+
description='A library for constructing a Verilog HDL source code in Python',
1616
long_description=read('README.rst'),
1717
keywords = 'FPGA, Verilog HDL',
1818
author='Shinya Takamaeda-Yamazaki',

0 commit comments

Comments
 (0)