We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 815b738 commit 2cce16bCopy full SHA for 2cce16b
README.md
@@ -2,6 +2,7 @@ Veriloggen
2
==============================
3
4
[](https://github.com/PyHDI/veriloggen/actions/workflows/main.yml)
5
+[](https://www.travis-ci.com/PyHDI/veriloggen)
6
7
A Mixed-Paradigm Hardware Construction Framework
8
0 commit comments