@@ -58,64 +58,53 @@ Installation
58
58
Requirements
59
59
--------------------
60
60
61
- - Python: 2.7, 3.5 or later
61
+ - Python3: 3.6 or later
62
62
63
- Python3 is recommended.
63
+ - Icarus Verilog: 10.1 or later
64
64
65
- - Icarus Verilog: 0.9.7 or later (but 10.0 is not recommended)
66
-
67
- Install on your platform. For exmple, on Ubuntu:
68
-
69
- sudo apt-get install iverilog
70
-
71
- - Jinja2: 2.8 or later
72
-
73
- Install on your python environment by using pip:
74
-
75
- pip install jinja2
76
-
77
- - Pyverilog: 1.1.1 or later
78
-
79
- Install from pip (or download and install from GitHub):
80
-
81
- pip install pyverilog
82
-
83
- - IPgen: 0.3.1 or later
65
+ ```
66
+ sudo apt install iverilog
67
+ ```
84
68
85
- Install from pip (or download and install from GitHub):
69
+ - Jinja2: 2.10 or later
70
+ - pytest: 3.2 or later
71
+ - pytest-pythonpath: 0.7 or later
72
+ - Pyverilog: 1.1.2 or later
73
+ - IPgen: 1.0.0 or later
86
74
87
- pip install ipgen
75
+ ```
76
+ pip3 install jinja2 pytest pytest-pythonpath pyverilog ipgen
77
+ ```
88
78
89
79
Options
90
80
--------------------
91
81
92
- - pytest: 2.8.2 or later
93
- - pytest-pythonpath: 0.7 or later
94
-
95
- These softwares are required for running the tests in tests and examples:
96
-
97
- pip install pytest pytest-pythonpath
98
-
99
82
- Graphviz: 2.38.0 or later
100
83
- Pygraphviz: 1.3.1 or later
101
84
102
85
These softwares are required for graph visualization by veriloggen.dataflow:
103
86
104
- sudo apt-get install graphviz
105
- pip install pygraphviz
87
+ ```
88
+ sudo apt install graphviz
89
+ pip3 install pygraphviz
90
+ ```
106
91
107
92
- NumPy: 1.14 or later
108
93
109
94
This is required for the memory image generation function of types.axi.AxiMemoryModel from Python list or numpy.ndarray:
110
95
111
- pip install numpy
96
+ ```
97
+ pip3 install numpy
98
+ ```
112
99
113
100
Install
114
101
--------------------
115
102
116
103
Install Veriloggen:
117
104
118
- python setup.py install
105
+ ```
106
+ python3 setup.py install
107
+ ```
119
108
120
109
On Docker
121
110
--------------------
@@ -211,7 +200,7 @@ if __name__ == '__main__':
211
200
Run the script.
212
201
213
202
```
214
- python hello_led.py
203
+ python3 hello_led.py
215
204
```
216
205
217
206
You will have a complete Verilog HDL source code named 'tmp.v' as below, which is generated by the source code generator.
0 commit comments