Skip to content

Commit 3a71c65

Browse files
committed
constant_data -> next_constant_data
1 parent 7e7e431 commit 3a71c65

File tree

1 file changed

+4
-4
lines changed

1 file changed

+4
-4
lines changed

veriloggen/thread/stream.py

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -291,8 +291,8 @@ def constant(self, name=None, datawidth=None, point=0, signed=True):
291291
self.var_id_name_map[_id] = name
292292
self.var_name_id_map[name] = _id
293293

294-
var.constant_data = self.module.Reg('_%s_constant_data' % prefix,
295-
datawidth, initval=0)
294+
var.next_constant_data = self.module.Reg('_%s_next_constant_data' % prefix,
295+
datawidth, initval=0)
296296
var.has_constant_data = False
297297

298298
return var
@@ -820,11 +820,11 @@ def set_constant(self, fsm, name, value):
820820
set_cond = self._set_flag(fsm)
821821

822822
self.seq.If(set_cond)(
823-
var.constant_data(value)
823+
var.next_constant_data(value)
824824
)
825825

826826
if not var.has_constant_data:
827-
var.write(var.constant_data, self.start)
827+
var.write(var.next_constant_data, self.start)
828828
var.has_constant_data = True
829829

830830
fsm.goto_next()

0 commit comments

Comments
 (0)