You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Build tiboot3.bin using ``j722s_evm_r5_ethboot_defconfig``. Build tispl.bin and u-boot.img using ``j722s_evm_a53_ethboot_defconfig``. For instructions to build the bootloader images please refer to :ref:`Build-U-Boot-label`.
65
+
66
+
.. important::
67
+
68
+
- Ethernet RGMII boot is supported over RGMII on J722s SoC.
69
+
- CPSW PHYs should be strapped as per ROM's expectation described in part's TRM.
70
+
- When the link info Bootmode pin is enabled, this means no auto-negotiation or reading of the Ethernet PHY is needed since the ROM will assume the link is up at 1Gbps, full duplex mode.
71
+
- Disable link info Bootmode pin so that ROM can identify the PHY and establishes link with the supported speed and duplex mode.
72
+
53
73
.. ifconfig:: CONFIG_part_variant in ('AM64X')
54
74
55
75
If using ISC dhcpd an example host entry would look like this:
@@ -102,5 +122,31 @@ binaries files to be sent over TFTP are listed in the table below.
102
122
next-server 10.0.0.1;
103
123
}
104
124
125
+
.. ifconfig:: CONFIG_part_variant in ('J722S')
126
+
127
+
If using ISC dhcpd an example host entry would look like this:
0 commit comments