|
76 | 76 | /* tim1_etr_pa12 is not available for PWM */ |
77 | 77 | /* Currently only the pins marked with ~ on the pin headers are enabled */ |
78 | 78 | /* pinctrl-0 = <&tim1_ch4_pa11 &tim1_ch3n_pb15 &tim1_ch1n_pb13 &tim1_ch2n_pb14>; */ |
79 | | - pinctrl-0 = <&tim1_ch4_pa11 &tim1_ch3n_pb15>; |
| 79 | + pinctrl-0 = <&tim1_ch4_pa11>; |
80 | 80 | pinctrl-names = "default"; |
81 | 81 | }; |
82 | 82 | }; |
|
269 | 269 | /* <&gpiob 4 0>, */ /* D8/PB4 - TIM3_CH1 */ |
270 | 270 | <&gpiob 8 0>, /* D9/PB8 - TIM4_CH3 */ |
271 | 271 | <&gpiob 9 0>, /* D10/PB9 - TIM4_CH4 */ |
272 | | - <&gpiob 15 0>, /* D11/PB15 - TIM1_CH3N */ |
| 272 | + /* <&gpiob 15 0>, */ /* D11/PB15 - TIM1_CH3N */ |
273 | 273 | /* <&gpiob 14 0>, */ /* D12/PB14 - TIM1_CH2N */ |
274 | 274 | /* <&gpiob 13 0>, */ /* D13/PB13 - TIM1_CH1N */ |
275 | 275 | /* <&gpiob 11 0>, */ /* D20/PB11 - TIM2_CH4 */ |
|
301 | 301 | /* <&pwm3 1 PWM_HZ(500) PWM_POLARITY_NORMAL>, */ /* D8/PB4 → TIM3_CH1 */ |
302 | 302 | <&pwm4 3 PWM_HZ(500) PWM_POLARITY_NORMAL>, /* D9/PB8 → TIM4_CH3 */ |
303 | 303 | <&pwm4 4 PWM_HZ(500) PWM_POLARITY_NORMAL>, /* D10/PB9 → TIM4_CH4 */ |
304 | | - <&pwm1 3 PWM_HZ(500) PWM_POLARITY_INVERTED>, /* D11/PB15 → TIM1_CH3N */ |
| 304 | + /* <&pwm1 3 PWM_HZ(500) PWM_POLARITY_INVERTED>, */ /* D11/PB15 → TIM1_CH3N */ |
305 | 305 | /* <&pwm1 2 PWM_HZ(500) PWM_POLARITY_INVERTED>, */ /* D12/PB14 → TIM1_CH2N */ |
306 | 306 | /* <&pwm1 1 PWM_HZ(500) PWM_POLARITY_INVERTED>, */ /* D13/PB13 → TIM1_CH1N */ |
307 | 307 | /* <&pwm2 4 PWM_HZ(500) PWM_POLARITY_NORMAL>, */ /* D20/PB11 → TIM2_CH4 */ |
|
0 commit comments