Skip to content

Commit 5c4492c

Browse files
committed
Reuse existing variable, use 'auto', fix indentation
1 parent c1e1fdb commit 5c4492c

File tree

2 files changed

+9
-9
lines changed

2 files changed

+9
-9
lines changed

llvm/lib/Target/AArch64/AArch64InstrInfo.td

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -3161,8 +3161,8 @@ def : InstAlias<"mov $dst, $src",
31613161
(ORRWrs GPR32:$dst, WZR,
31623162
(logical_shifted_reg32 GPR32:$src, 0)), 2>;
31633163
def : InstAlias<"mov $dst, $src",
3164-
(ORRXrs GPR64:$dst, XZR,
3165-
(logical_shifted_reg64 GPR64:$src, 0)), 2>;
3164+
(ORRXrs GPR64:$dst, XZR,
3165+
(logical_shifted_reg64 GPR64:$src, 0)), 2>;
31663166

31673167
def : InstAlias<"mvn $Wd, $Wm",
31683168
(ORNWrs GPR32:$Wd, WZR,
@@ -3191,11 +3191,11 @@ def : InstAlias<"tst $src1, $src2",
31913191
(logical_shifted_reg64 GPR64:$src2, 0)), 3>;
31923192

31933193
def : InstAlias<"tst $src1, $src2$sh",
3194-
(ANDSWrs WZR, GPR32:$src1,
3195-
(logical_shifted_reg32 GPR32:$src2, logical_shift32:$sh)), 2>;
3194+
(ANDSWrs WZR, GPR32:$src1,
3195+
(logical_shifted_reg32 GPR32:$src2, logical_shift32:$sh)), 2>;
31963196
def : InstAlias<"tst $src1, $src2$sh",
3197-
(ANDSXrs XZR, GPR64:$src1,
3198-
(logical_shifted_reg64 GPR64:$src2, logical_shift64:$sh)), 2>;
3197+
(ANDSXrs XZR, GPR64:$src1,
3198+
(logical_shifted_reg64 GPR64:$src2, logical_shift64:$sh)), 2>;
31993199

32003200

32013201
def : Pat<(not GPR32:$Wm), (ORNWrr WZR, GPR32:$Wm)>;

llvm/utils/TableGen/Common/CodeGenInstAlias.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -39,7 +39,7 @@ unsigned CodeGenInstAlias::ResultOperand::getMINumOperands() const {
3939
}
4040

4141
static const Record *getInitValueAsRegClass(const Init *V) {
42-
if (const DefInit *VDefInit = dyn_cast<DefInit>(V)) {
42+
if (const auto *VDefInit = dyn_cast<DefInit>(V)) {
4343
const Record *R = VDefInit->getDef();
4444
if (R->isSubClassOf("RegisterClass"))
4545
return R;
@@ -73,7 +73,7 @@ static Expected<ResultOperand> matchSimpleOperand(const Init *Arg,
7373
if (!ArgName)
7474
return createStringError("register class argument must have a name");
7575
return ResultOperand::createRecord(ArgName->getAsUnquotedString(),
76-
cast<DefInit>(Arg)->getDef());
76+
ArgRec);
7777
}
7878

7979
// Match 'Reg'.
@@ -101,7 +101,7 @@ static Expected<ResultOperand> matchSimpleOperand(const Init *Arg,
101101

102102
if (Op->isSubClassOf("Operand")) {
103103
// Match integer or bits.
104-
if (const IntInit *ArgInt = dyn_cast_or_null<IntInit>(
104+
if (const auto *ArgInt = dyn_cast_or_null<IntInit>(
105105
Arg->convertInitializerTo(IntRecTy::get(Arg->getRecordKeeper())))) {
106106
if (ArgName)
107107
return createStringError("integer argument must not have a name");

0 commit comments

Comments
 (0)