Skip to content

Commit ef4d37b

Browse files
committed
only isint12
1 parent 47ba251 commit ef4d37b

File tree

1 file changed

+0
-9
lines changed

1 file changed

+0
-9
lines changed

llvm/lib/Target/LoongArch/LoongArchISelLowering.cpp

Lines changed: 0 additions & 9 deletions
Original file line numberDiff line numberDiff line change
@@ -8403,15 +8403,6 @@ bool LoongArchTargetLowering::isLegalAddressingMode(const DataLayout &DL,
84038403
Subtarget.hasUAL() && !isa<VectorType>(Ty)))
84048404
return false;
84058405

8406-
// FIXME: Is it necessary and possible to perform fine-grained processing
8407-
// according to vector element types?
8408-
if (Subtarget.hasExtLSX() && isa<VectorType>(Ty) &&
8409-
!(isInt<8>(AM.BaseOffs) || isShiftedInt<8, 1>(AM.BaseOffs) ||
8410-
isShiftedInt<8, 2>(AM.BaseOffs) || isShiftedInt<8, 3>(AM.BaseOffs) ||
8411-
isShiftedInt<11, 1>(AM.BaseOffs) || isShiftedInt<10, 2>(AM.BaseOffs) ||
8412-
isShiftedInt<9, 3>(AM.BaseOffs)))
8413-
return false;
8414-
84158406
switch (AM.Scale) {
84168407
case 0:
84178408
// "r+i" or just "i", depending on HasBaseReg.

0 commit comments

Comments
 (0)