We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 86129de commit 9689e45Copy full SHA for 9689e45
examples/synthesis/yosys_template.j2
@@ -6,10 +6,7 @@ read_slang -f {{ cmdfile }} --top {{ top }}
6
# Check design hierarchy and set top module
7
hierarchy -check -top {{ top }} # Replace 'top' with your top module name
8
9
-# Generic synthesis
10
-synth -top {{ top }}
11
-
12
-# Technology mapping
+# FPGA synthesis + technology mapping
13
synth_ice40 -top {{ top }}
14
15
# Get stats
0 commit comments