-
Notifications
You must be signed in to change notification settings - Fork 0
Expand file tree
/
Copy pathtest002_laserShotLog0.spice
More file actions
103 lines (81 loc) · 2.29 KB
/
Copy pathtest002_laserShotLog0.spice
File metadata and controls
103 lines (81 loc) · 2.29 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
*** TEST 002 ***
*
* ngSPICE test for PLS experiments
*
* MajorityVoter PLS test for dummy distances and logic 1 input
*
* Author: Jan Belohoubek, 01/2019
* jan.belohoubek@fit.cvut.cz
*
* https://users.fit.cvut.cz/~belohja4/
*
*
* **************************************
.include ../models.lib
.include ../tsmc180nmcmos.lib
.include maj.spice
* **************************************
* --- Test ---
* **************************************
Vtrig LaserTrig 0 0 PWL(0ns 0V 40ns 0V 42ns SUPP 62ns SUPP 64ns 0V 100ns 0V)
.param distGate1Top = 2
.param distGate2Top = 1
.param distGate3Top = 0
.param distGate4Top = 1
.param distGate5Top = 2
.param distGate6Top = 3
.param distGate1Bot = 2
.param distGate2Bot = 1
.param distGate3Bot = 0
.param distGate4Bot = 1
.param distGate5Bot = 2
.param distGate6Bot = 3
*.param distGate1Top = 20
*.param distGate2Top = 10
*.param distGate3Top = 0
*.param distGate4Top = 10
*.param distGate5Top = 20
*.param distGate6Top = 30
*
*.param distGate1Bot = 25
*.param distGate2Bot = 15
*.param distGate3Bot = 5
*.param distGate4Bot = 15
*.param distGate5Bot = 25
*.param distGate6Bot = 35
.global LaserTrig distGate1Top distGate2Top distGate3Top distGate4Top distGate5Top distGate6Top distGate1Bot distGate2Bot distGate3Bot distGate4Bot distGate5Bot distGate6Bot
* --- inputs
Vvin0 in0 0 0 PWL(0ns SUPP 20ns 0V 22ns 0V)
Vvin1 in1 0 0 PWL(0ns SUPP 21ns 0V 23ns 0V)
Vvin2 in2 0 0 PWL(0ns SUPP 22ns 0V 24ns 0V)
* --- outputs
*R1 VSS out 1000000
C1 VSS out 1pF
* --- majority circuit layout model
Xmaj in0 in1 in2 out VSS VDD MAJ180nm
* **************************************
* --- Simulation Settings ---
* **************************************
.tran 1.0ns 100ns
.param SIMSTEP = '100ns/1.0ns'
.csparam SIMSTEP = {SIMSTEP}
* **************************************
* --- Simulation Control ---
* **************************************
.control
run
set hcopydevtype=postscript
set hcopypscolor=0
set color1=rgb:0/0/0
set color0=rgb:f/f/f
set hcopywidth=800
set hcopyheight=300
plot i(vvdd) i(vvss)
plot v(vss) v(vdd) v(LaserTrig)
plot v(in0) v(in1) v(in2) v(out)
print i(vvdd)[120]
hardcopy current.ps i(vvdd) i(vvss)
hardcopy vPower.ps v(vss) v(vdd) v(LaserTrig)
hardcopy vSignals.ps v(in0) v(in1) v(in2) v(out)
.endc
.end