Skip to content

Commit a7326f1

Browse files
committed
fix Logic
1 parent 6d875e9 commit a7326f1

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

src/ecCoreFol.ml

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -975,7 +975,7 @@ let rec ss_inv_of_expr m (e : expr) =
975975
map_ss_inv f_tuple (List.map (ss_inv_of_expr m) es)
976976

977977
| Eproj (e1, i) ->
978-
let f_proj' f = f_proj f i e1.e_ty in
978+
let f_proj' f = f_proj f i e.e_ty in
979979
map_ss_inv1 f_proj' (ss_inv_of_expr m e1)
980980

981981
| Eif (e1, e2, e3) ->
@@ -1019,7 +1019,7 @@ let rec form_of_expr e =
10191019
f_tuple (List.map form_of_expr es)
10201020

10211021
| Eproj (e1, i) ->
1022-
f_proj (form_of_expr e1) i e1.e_ty
1022+
f_proj (form_of_expr e1) i e.e_ty
10231023

10241024
| Eif (e1, e2, e3) ->
10251025
let e1 = form_of_expr e1 in

0 commit comments

Comments
 (0)