Skip to content

Commit c43f8a2

Browse files
committed
adjust ld
1 parent 63b7dd4 commit c43f8a2

File tree

1 file changed

+31
-29
lines changed

1 file changed

+31
-29
lines changed

bsp/renesas/ra2a1-ek/script/fsp_gen.ld

Lines changed: 31 additions & 29 deletions
Original file line numberDiff line numberDiff line change
@@ -41,7 +41,7 @@ SECTIONS
4141

4242
}> FLASH
4343
/***** DATA_FLASH memory section allocations ******/
44-
.data_flash.startof (READONLY) :
44+
.data_flash.startof :
4545
{
4646
__ddsc_DATA_FLASH_START = .;
4747

@@ -69,7 +69,7 @@ SECTIONS
6969
__ram_from_data_flash$$Limit = .;
7070
}> RAM AT > DATA_FLASH
7171

72-
__data_flash_readonly$$ (READONLY) :
72+
__data_flash_readonly$$ :
7373
{
7474
__data_flash_readonly$$Base = .;
7575
/* section.data_flash.readonly */
@@ -85,28 +85,29 @@ SECTIONS
8585
*(.data_flash_noinit)
8686
__data_flash_noinit$$Limit = .;
8787
}> DATA_FLASH
88-
.data_flash.endof ALIGN(.,512) (READONLY) :
88+
89+
.data_flash.endof :
8990
{
91+
. = ALIGN(512);
9092
__ddsc_DATA_FLASH_END = .;
9193

9294
}> DATA_FLASH
93-
9495
/***** FLASH memory section allocations ******/
95-
.flash.startof (READONLY) :
96+
.flash.startof :
9697
{
9798
__ddsc_FLASH_START = .;
9899

99100
}> FLASH_GAP
100101
/* MCU vector table */
101-
__flash_vectors$$ (READONLY) :
102+
__flash_vectors$$ :
102103
{
103104
__flash_vectors$$Base = .; _VECTORS = .;
104105
KEEP(*(.fixed_vectors))
105106
KEEP(*(.application_vectors))
106107
__flash_vectors$$Limit = .;
107108
}> FLASH_GAP
108109
/* Sections that can be used to fill flash gap */
109-
__flash_readonly_gap$$ (READONLY) :
110+
__flash_readonly_gap$$ :
110111
{
111112
__flash_readonly_gap$$Base = .;
112113
/* section.flash.readonly_gap */
@@ -173,7 +174,7 @@ SECTIONS
173174

174175
}> RAM
175176

176-
__flash_readonly$$ (READONLY) :
177+
__flash_readonly$$ :
177178
{
178179
__flash_readonly$$Base = .;
179180
/* section.flash.readonly */
@@ -186,7 +187,7 @@ SECTIONS
186187
KEEP(*(.version))
187188
__flash_readonly$$Limit = .;
188189
}> FLASH
189-
__flash_ctor$$ (READONLY) :
190+
__flash_ctor$$ :
190191
{
191192

192193
*crtbegin.o(.ctors)
@@ -201,35 +202,35 @@ SECTIONS
201202
*(.dtors)
202203

203204
}> FLASH
204-
__flash_preinit_array$$ (READONLY) :
205+
__flash_preinit_array$$ :
205206
{
206207
__preinit_array_start = .;
207208
KEEP(*(.preinit_array))
208209
__preinit_array_end = .;
209210
}> FLASH
210-
__flash_.got$$ (READONLY) :
211+
__flash_.got$$ :
211212
{
212213

213214
*(.got.plt)
214215
*(.got)
215216

216217
}> FLASH
217-
__flash_init_array$$ (READONLY) :
218+
__flash_init_array$$ :
218219
{
219220
__init_array_start = .;
220221
KEEP(*(SORT(.init_array.*)))
221222
KEEP(*(.init_array))
222223
__init_array_end = .;
223224
}> FLASH
224-
__flash_fini_array$$ (READONLY) :
225+
__flash_fini_array$$ :
225226
{
226227
__fini_array_start = .;
227228
KEEP(*(SORT(.fini_array.*)))
228229
KEEP(*(.fini_array))
229230
__fini_array_end = .;
230231
}> FLASH
231232
/* Discard exception tables */
232-
/DISCARD/ (READONLY) :
233+
/DISCARD/ :
233234
{
234235

235236
*(.ARM.extab*)
@@ -239,88 +240,89 @@ SECTIONS
239240

240241
}> FLASH
241242
/* Dummy section to hold required exidx labels */
242-
__flash_arm.exidx$$ (READONLY) :
243+
__flash_arm.exidx$$ :
243244
{
244245
__exidx_start = .;
245246
__exidx_end = .;
246247
}> FLASH
247-
.flash.endof ALIGN(.,512) (READONLY) :
248+
249+
.flash.endof :
248250
{
251+
. = ALIGN(512);
249252
__ddsc_FLASH_END = .;
250253

251254
}> FLASH
252-
253255
/***** OPTION_SETTING_OFS0 memory section allocations ******/
254-
.option_setting_ofs0.startof (READONLY) :
256+
.option_setting_ofs0.startof :
255257
{
256258
__ddsc_OPTION_SETTING_OFS0_START = .;
257259

258260
}> OPTION_SETTING_OFS0
259261
/* Option Function Select Register 0 */
260-
__option_setting_ofs0_reg$$ (READONLY) :
262+
__option_setting_ofs0_reg$$ :
261263
{
262264
__option_setting_ofs0_reg$$Base = .;
263265
KEEP(*(.option_setting_ofs0))
264266
__option_setting_ofs0_reg$$Limit = .;
265267
}> OPTION_SETTING_OFS0
266-
.option_setting_ofs0.endof (READONLY) :
268+
.option_setting_ofs0.endof :
267269
{
268270
__ddsc_OPTION_SETTING_OFS0_END = .;
269271

270272
}> OPTION_SETTING_OFS0
271273

272274
/***** OPTION_SETTING_OFS1 memory section allocations ******/
273-
.option_setting_ofs1.startof (READONLY) :
275+
.option_setting_ofs1.startof :
274276
{
275277
__ddsc_OPTION_SETTING_OFS1_START = .;
276278

277279
}> OPTION_SETTING_OFS1
278280
/* Option Function Select Register 1 */
279-
__option_setting_ofs1_reg$$ (READONLY) :
281+
__option_setting_ofs1_reg$$ :
280282
{
281283
__option_setting_ofs1_reg$$Base = .;
282284
KEEP(*(.option_setting_ofs1))
283285
__option_setting_ofs1_reg$$Limit = .;
284286
}> OPTION_SETTING_OFS1
285-
.option_setting_ofs1.endof (READONLY) :
287+
.option_setting_ofs1.endof :
286288
{
287289
__ddsc_OPTION_SETTING_OFS1_END = .;
288290

289291
}> OPTION_SETTING_OFS1
290292

291293
/***** OPTION_SETTING_SECMPU memory section allocations ******/
292-
.option_setting_secmpu.startof (READONLY) :
294+
.option_setting_secmpu.startof :
293295
{
294296
__ddsc_OPTION_SETTING_SECMPU_START = .;
295297

296298
}> OPTION_SETTING_SECMPU
297299
/* Security MPU Registers */
298-
__option_setting_secmpu_reg$$ (READONLY) :
300+
__option_setting_secmpu_reg$$ :
299301
{
300302
__option_setting_secmpu_reg$$Base = .;
301303
KEEP(*(.option_setting_secmpu))
302304
__option_setting_secmpu_reg$$Limit = .;
303305
}> OPTION_SETTING_SECMPU
304-
.option_setting_secmpu.endof (READONLY) :
306+
.option_setting_secmpu.endof :
305307
{
306308
__ddsc_OPTION_SETTING_SECMPU_END = .;
307309

308310
}> OPTION_SETTING_SECMPU
309311

310312
/***** OPTION_SETTING_OSIS memory section allocations ******/
311-
.option_setting_osis.startof (READONLY) :
313+
.option_setting_osis.startof :
312314
{
313315
__ddsc_OPTION_SETTING_OSIS_START = .;
314316

315317
}> OPTION_SETTING_OSIS
316318
/* OCD/Serial Programmer ID setting register */
317-
__option_setting_osis_reg$$ (READONLY) :
319+
__option_setting_osis_reg$$ :
318320
{
319321
__option_setting_osis_reg$$Base = .;
320322
KEEP(*(.option_setting_osis))
321323
__option_setting_osis_reg$$Limit = .;
322324
}> OPTION_SETTING_OSIS
323-
.option_setting_osis.endof (READONLY) :
325+
.option_setting_osis.endof :
324326
{
325327
__ddsc_OPTION_SETTING_OSIS_END = .;
326328

0 commit comments

Comments
 (0)