Skip to content

Commit 3039bb4

Browse files
committed
Verilog: consolidate assignment-related tests in one directory
1 parent 80e2eee commit 3039bb4

File tree

6 files changed

+3
-3
lines changed

6 files changed

+3
-3
lines changed

regression/verilog/assignment-to-concatenation/test.desc renamed to regression/verilog/assignments/assignment-to-concatenation1.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
CORE broken-smt-backend
2-
main.v
2+
assignment-to-concatenation1.v
33
--bound 1
44
^EXIT=0$
55
^SIGNAL=0$

regression/verilog/assignment-to-range1/test.desc renamed to regression/verilog/assignments/assignment-to-index1.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
CORE broken-smt-backend
2-
main.v
2+
assignment-to-index1.v
33
--bound 1
44
^EXIT=0$
55
^SIGNAL=0$

regression/verilog/assignment-with-function-call/test.desc renamed to regression/verilog/assignments/assignment-with-function-call1.desc

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
KNOWNBUG
2-
main.sv
2+
assignment-with-function-call1.sv
33
--bound 1
44
^EXIT=0$
55
^SIGNAL=0$

0 commit comments

Comments
 (0)