Skip to content

Commit 61ec2f6

Browse files
709924470erhankur
authored andcommitted
target/mips32: add dsp access support
Add access to dsp registers and a command for dsp related operations. Checkpatch-ignore: MACRO_ARG_REUSE Change-Id: I30aec0b9e4984896965edb1663f74216ad41101e Signed-off-by: Walter Ji <[email protected]> Reviewed-on: https://review.openocd.org/c/openocd/+/7867 Tested-by: jenkins Reviewed-by: Oleksij Rempel <[email protected]> Reviewed-by: Antonio Borneo <[email protected]>
1 parent 00bc1ea commit 61ec2f6

File tree

3 files changed

+452
-1
lines changed

3 files changed

+452
-1
lines changed

doc/openocd.texi

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -11073,6 +11073,11 @@ EJTAG Register Specification could be found in MIPS Document MD00047F, for
1107311073
core specific EJTAG Register definition, please check Core Specific SUM manual.
1107411074
@end deffn
1107511075

11076+
@deffn {Command} {mips32 dsp} [[register_name] [value]]
11077+
Displays all DSP registers' contents or get/set value by register name. Will display
11078+
an error if current CPU does not support DSP.
11079+
@end deffn
11080+
1107611081
@section RISC-V Architecture
1107711082

1107811083
@uref{http://riscv.org/, RISC-V} is a free and open ISA. OpenOCD supports JTAG

0 commit comments

Comments
 (0)