Skip to content

Commit f25c233

Browse files
lweiss-fairphonelweiss-fairphone
committed
Add SM7635 (volcano / milos)
1 parent 6444cf9 commit f25c233

File tree

2 files changed

+377
-0
lines changed

2 files changed

+377
-0
lines changed

‎meson.build

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -24,6 +24,7 @@ platforms = [
2424
'sm6125',
2525
'sm6350',
2626
'sm6375',
27+
'sm7635',
2728
'sm8150',
2829
'sm8250',
2930
'sm8350',

‎sm7635.c

Lines changed: 376 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,376 @@
1+
/*
2+
* Copyright (c) 2025, Luca Weiss
3+
* All rights reserved.
4+
*
5+
* Redistribution and use in source and binary forms, with or without
6+
* modification, are permitted provided that the following conditions are met:
7+
*
8+
* 1. Redistributions of source code must retain the above copyright notice,
9+
* this list of conditions and the following disclaimer.
10+
*
11+
* 2. Redistributions in binary form must reproduce the above copyright notice,
12+
* this list of conditions and the following disclaimer in the documentation
13+
* and/or other materials provided with the distribution.
14+
*
15+
* 3. Neither the name of the copyright holder nor the names of its contributors
16+
* may be used to endorse or promote products derived from this software without
17+
* specific prior written permission.
18+
*
19+
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
20+
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
21+
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
22+
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
23+
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
24+
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
25+
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
26+
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
27+
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
28+
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
29+
* POSSIBILITY OF SUCH DAMAGE.
30+
*/
31+
#include <sys/mman.h>
32+
#include <err.h>
33+
#include <fcntl.h>
34+
#include <stdio.h>
35+
#include <stdint.h>
36+
#include <stdlib.h>
37+
#include <string.h>
38+
#include <unistd.h>
39+
40+
#include "debugcc.h"
41+
42+
static struct gcc_mux gcc = {
43+
.mux = {
44+
.phys = 0x100000,
45+
.size = 0x1f4200,
46+
47+
.measure = measure_gcc,
48+
49+
.enable_reg = 0x62004,
50+
.enable_mask = BIT(0),
51+
52+
.mux_reg = 0x62024,
53+
.mux_mask = 0x3ff,
54+
55+
.div_reg = 0x62000,
56+
.div_mask = 0xf,
57+
.div_val = 2,
58+
},
59+
60+
.xo_div4_reg = 0x62008,
61+
.debug_ctl_reg = 0x62048,
62+
.debug_status_reg = 0x6204c,
63+
};
64+
65+
static struct debug_mux cam_cc = {
66+
.phys = 0xadb0000,
67+
.size = 0x40000,
68+
.block_name = "cam",
69+
70+
.measure = measure_leaf,
71+
.parent = &gcc.mux,
72+
.parent_mux_val = 0x87,
73+
74+
.enable_reg = 0x26008,
75+
.enable_mask = BIT(0),
76+
77+
.mux_reg = 0x30128,
78+
.mux_mask = 0xff,
79+
80+
.div_reg = 0x26004,
81+
.div_mask = 0xf,
82+
.div_val = 2,
83+
};
84+
85+
static struct debug_mux disp_cc = {
86+
.phys = 0xaf00000,
87+
.size = 0x20000,
88+
.block_name = "disp",
89+
90+
.measure = measure_leaf,
91+
.parent = &gcc.mux,
92+
.parent_mux_val = 0x8c,
93+
94+
.enable_reg = 0xd004,
95+
.enable_mask = BIT(0),
96+
97+
.mux_reg = 0x11000,
98+
.mux_mask = 0x1ff,
99+
100+
.div_reg = 0xd000,
101+
.div_mask = 0xf,
102+
.div_val = 4,
103+
};
104+
105+
static struct debug_mux gpu_cc = {
106+
.phys = 0x3d90000,
107+
.size = 0xa000,
108+
.block_name = "gpu",
109+
110+
.measure = measure_leaf,
111+
.parent = &gcc.mux,
112+
.parent_mux_val = 0x187,
113+
114+
.enable_reg = 0x9274,
115+
.enable_mask = BIT(0),
116+
117+
.mux_reg = 0x9564,
118+
.mux_mask = 0xff,
119+
120+
.div_reg = 0x9270,
121+
.div_mask = 0xf,
122+
.div_val = 2,
123+
};
124+
125+
static struct debug_mux video_cc = {
126+
.phys = 0xaaf0000,
127+
.size = 0x10000,
128+
.block_name = "video",
129+
130+
.measure = measure_leaf,
131+
.parent = &gcc.mux,
132+
.parent_mux_val = 0x95,
133+
134+
.enable_reg = 0x80fc,
135+
.enable_mask = BIT(0),
136+
137+
.mux_reg = 0x9a4c,
138+
.mux_mask = 0x3f,
139+
140+
.div_reg = 0x80f8,
141+
.div_mask = 0xf,
142+
.div_val = 3,
143+
};
144+
145+
static struct measure_clk sm7635_clocks[] = {
146+
/* GCC entries */
147+
{ "gcc_aggre_noc_pcie_axi_clk", &gcc.mux, 0x4d },
148+
{ "gcc_aggre_ufs_phy_axi_clk", &gcc.mux, 0x4f },
149+
{ "gcc_aggre_usb3_prim_axi_clk", &gcc.mux, 0x4e },
150+
{ "gcc_boot_rom_ahb_clk", &gcc.mux, 0xe9 },
151+
{ "gcc_camera_hf_axi_clk", &gcc.mux, 0x83 },
152+
{ "gcc_camera_sf_axi_clk", &gcc.mux, 0x84 },
153+
{ "gcc_cfg_noc_pcie_anoc_ahb_clk", &gcc.mux, 0x39 },
154+
{ "gcc_cfg_noc_usb3_prim_axi_clk", &gcc.mux, 0x20 },
155+
{ "gcc_cnoc_pcie_sf_axi_clk", &gcc.mux, 0x19 },
156+
{ "gcc_ddrss_gpu_axi_clk", &gcc.mux, 0x105 },
157+
{ "gcc_ddrss_pcie_sf_qtb_clk", &gcc.mux, 0x106 },
158+
{ "gcc_disp_gpll0_div_clk_src", &gcc.mux, 0x8d },
159+
{ "gcc_disp_hf_axi_clk", &gcc.mux, 0x8a },
160+
{ "gcc_gp1_clk", &gcc.mux, 0x148 },
161+
{ "gcc_gp2_clk", &gcc.mux, 0x149 },
162+
{ "gcc_gp3_clk", &gcc.mux, 0x14a },
163+
{ "gcc_gpu_gpll0_clk_src", &gcc.mux, 0x18b },
164+
{ "gcc_gpu_gpll0_div_clk_src", &gcc.mux, 0x18c },
165+
{ "gcc_gpu_memnoc_gfx_clk", &gcc.mux, 0x188 },
166+
{ "gcc_gpu_snoc_dvm_gfx_clk", &gcc.mux, 0x18a },
167+
{ "gcc_pcie_0_aux_clk", &gcc.mux, 0x150 },
168+
{ "gcc_pcie_0_cfg_ahb_clk", &gcc.mux, 0x14f },
169+
{ "gcc_pcie_0_mstr_axi_clk", &gcc.mux, 0x14e },
170+
{ "gcc_pcie_0_phy_rchng_clk", &gcc.mux, 0x152 },
171+
{ "gcc_pcie_0_pipe_clk", &gcc.mux, 0x151 },
172+
{ "gcc_pcie_0_pipe_div2_clk", &gcc.mux, 0x153 },
173+
{ "gcc_pcie_0_slv_axi_clk", &gcc.mux, 0x14d },
174+
{ "gcc_pcie_0_slv_q2a_axi_clk", &gcc.mux, 0x14c },
175+
{ "gcc_pcie_1_aux_clk", &gcc.mux, 0x1b7 },
176+
{ "gcc_pcie_1_cfg_ahb_clk", &gcc.mux, 0x1b6 },
177+
{ "gcc_pcie_1_mstr_axi_clk", &gcc.mux, 0x1b5 },
178+
{ "gcc_pcie_1_phy_rchng_clk", &gcc.mux, 0x1b9 },
179+
{ "gcc_pcie_1_pipe_clk", &gcc.mux, 0x1b8 },
180+
{ "gcc_pcie_1_pipe_div2_clk", &gcc.mux, 0x1ba },
181+
{ "gcc_pcie_1_slv_axi_clk", &gcc.mux, 0x1b4 },
182+
{ "gcc_pcie_1_slv_q2a_axi_clk", &gcc.mux, 0x1b3 },
183+
{ "gcc_pcie_rscc_cfg_ahb_clk", &gcc.mux, 0x1a0 },
184+
{ "gcc_pcie_rscc_xo_clk", &gcc.mux, 0x1a1 },
185+
{ "gcc_pdm2_clk", &gcc.mux, 0xda },
186+
{ "gcc_pdm_ahb_clk", &gcc.mux, 0xd8 },
187+
{ "gcc_pdm_xo4_clk", &gcc.mux, 0xd9 },
188+
{ "gcc_qmip_camera_nrt_ahb_clk", &gcc.mux, 0x81 },
189+
{ "gcc_qmip_camera_rt_ahb_clk", &gcc.mux, 0x82 },
190+
{ "gcc_qmip_disp_ahb_clk", &gcc.mux, 0x89 },
191+
{ "gcc_qmip_gpu_ahb_clk", &gcc.mux, 0x185 },
192+
{ "gcc_qmip_pcie_ahb_clk", &gcc.mux, 0x14b },
193+
{ "gcc_qmip_video_cv_cpu_ahb_clk", &gcc.mux, 0x92 },
194+
{ "gcc_qmip_video_cvp_ahb_clk", &gcc.mux, 0x8f },
195+
{ "gcc_qmip_video_v_cpu_ahb_clk", &gcc.mux, 0x91 },
196+
{ "gcc_qmip_video_vcodec_ahb_clk", &gcc.mux, 0x90 },
197+
{ "gcc_qupv3_wrap0_core_2x_clk", &gcc.mux, 0xc3 },
198+
{ "gcc_qupv3_wrap0_core_clk", &gcc.mux, 0xc2 },
199+
{ "gcc_qupv3_wrap0_qspi_ref_clk", &gcc.mux, 0xcb },
200+
{ "gcc_qupv3_wrap0_s0_clk", &gcc.mux, 0xc4 },
201+
{ "gcc_qupv3_wrap0_s1_clk", &gcc.mux, 0xc5 },
202+
{ "gcc_qupv3_wrap0_s2_clk", &gcc.mux, 0xc6 },
203+
{ "gcc_qupv3_wrap0_s3_clk", &gcc.mux, 0xc7 },
204+
{ "gcc_qupv3_wrap0_s4_clk", &gcc.mux, 0xc8 },
205+
{ "gcc_qupv3_wrap0_s5_clk", &gcc.mux, 0xc9 },
206+
{ "gcc_qupv3_wrap0_s6_clk", &gcc.mux, 0xca },
207+
{ "gcc_qupv3_wrap1_core_2x_clk", &gcc.mux, 0xcf },
208+
{ "gcc_qupv3_wrap1_core_clk", &gcc.mux, 0xce },
209+
{ "gcc_qupv3_wrap1_qspi_ref_clk", &gcc.mux, 0xd7 },
210+
{ "gcc_qupv3_wrap1_s0_clk", &gcc.mux, 0xd0 },
211+
{ "gcc_qupv3_wrap1_s1_clk", &gcc.mux, 0xd1 },
212+
{ "gcc_qupv3_wrap1_s2_clk", &gcc.mux, 0xd2 },
213+
{ "gcc_qupv3_wrap1_s3_clk", &gcc.mux, 0xd3 },
214+
{ "gcc_qupv3_wrap1_s4_clk", &gcc.mux, 0xd4 },
215+
{ "gcc_qupv3_wrap1_s5_clk", &gcc.mux, 0xd5 },
216+
{ "gcc_qupv3_wrap1_s6_clk", &gcc.mux, 0xd6 },
217+
{ "gcc_qupv3_wrap_0_m_ahb_clk", &gcc.mux, 0xc0 },
218+
{ "gcc_qupv3_wrap_0_s_ahb_clk", &gcc.mux, 0xc1 },
219+
{ "gcc_qupv3_wrap_1_m_ahb_clk", &gcc.mux, 0xcc },
220+
{ "gcc_qupv3_wrap_1_s_ahb_clk", &gcc.mux, 0xcd },
221+
{ "gcc_sdcc1_ahb_clk", &gcc.mux, 0x1af },
222+
{ "gcc_sdcc1_apps_clk", &gcc.mux, 0x1b0 },
223+
{ "gcc_sdcc1_ice_core_clk", &gcc.mux, 0x1b1 },
224+
{ "gcc_sdcc2_ahb_clk", &gcc.mux, 0xbe },
225+
{ "gcc_sdcc2_apps_clk", &gcc.mux, 0xbd },
226+
{ "gcc_ufs_phy_ahb_clk", &gcc.mux, 0x157 },
227+
{ "gcc_ufs_phy_axi_clk", &gcc.mux, 0x156 },
228+
{ "gcc_ufs_phy_ice_core_clk", &gcc.mux, 0x15d },
229+
{ "gcc_ufs_phy_phy_aux_clk", &gcc.mux, 0x15e },
230+
{ "gcc_ufs_phy_rx_symbol_0_clk", &gcc.mux, 0x159 },
231+
{ "gcc_ufs_phy_rx_symbol_1_clk", &gcc.mux, 0x15f },
232+
{ "gcc_ufs_phy_tx_symbol_0_clk", &gcc.mux, 0x158 },
233+
{ "gcc_ufs_phy_unipro_core_clk", &gcc.mux, 0x15c },
234+
{ "gcc_usb30_prim_atb_clk", &gcc.mux, 0xb8 },
235+
{ "gcc_usb30_prim_master_clk", &gcc.mux, 0xaf },
236+
{ "gcc_usb30_prim_mock_utmi_clk", &gcc.mux, 0xb1 },
237+
{ "gcc_usb30_prim_sleep_clk", &gcc.mux, 0xb0 },
238+
{ "gcc_usb3_prim_phy_aux_clk", &gcc.mux, 0xb2 },
239+
{ "gcc_usb3_prim_phy_com_aux_clk", &gcc.mux, 0xb3 },
240+
{ "gcc_usb3_prim_phy_pipe_clk", &gcc.mux, 0xb4 },
241+
{ "gcc_video_axi0_clk", &gcc.mux, 0x93 },
242+
{ "mc_cc_debug_mux", &gcc.mux, 0x112 },
243+
{ "measure_only_cnoc_clk", &gcc.mux, 0x17 },
244+
{ "measure_only_gcc_camera_ahb_clk", &gcc.mux, 0x80 },
245+
{ "measure_only_gcc_camera_hf_xo_clk", &gcc.mux, 0x85 },
246+
{ "measure_only_gcc_camera_sf_xo_clk", &gcc.mux, 0x86 },
247+
{ "measure_only_gcc_disp_ahb_clk", &gcc.mux, 0x88 },
248+
{ "measure_only_gcc_disp_xo_clk", &gcc.mux, 0x8b },
249+
{ "measure_only_gcc_gpu_cfg_ahb_clk", &gcc.mux, 0x184 },
250+
{ "measure_only_gcc_video_ahb_clk", &gcc.mux, 0x8e },
251+
{ "measure_only_gcc_video_xo_clk", &gcc.mux, 0x94 },
252+
{ "measure_only_ipa_2x_clk", &gcc.mux, 0x170 },
253+
{ "measure_only_memnoc_clk", &gcc.mux, 0x10a },
254+
{ "measure_only_pcie_0_pipe_clk", &gcc.mux, 0x154 },
255+
{ "measure_only_pcie_1_pipe_clk", &gcc.mux, 0x1bb },
256+
{ "measure_only_snoc_clk", &gcc.mux, 0xb },
257+
{ "measure_only_ufs_phy_rx_symbol_0_clk", &gcc.mux, 0x15b },
258+
{ "measure_only_ufs_phy_rx_symbol_1_clk", &gcc.mux, 0x161 },
259+
{ "measure_only_ufs_phy_tx_symbol_0_clk", &gcc.mux, 0x15a },
260+
{ "measure_only_usb3_phy_wrapper_gcc_usb30_pipe_clk", &gcc.mux, 0xb9 },
261+
/* CAMCC Entries */
262+
{ "cam_cc_bps_ahb_clk", &cam_cc, 0x12 },
263+
{ "cam_cc_bps_areg_clk", &cam_cc, 0x11 },
264+
{ "cam_cc_bps_clk", &cam_cc, 0xe },
265+
{ "cam_cc_camnoc_atb_clk", &cam_cc, 0x3e },
266+
{ "cam_cc_camnoc_axi_hf_clk", &cam_cc, 0x39 },
267+
{ "cam_cc_camnoc_axi_sf_clk", &cam_cc, 0x38 },
268+
{ "cam_cc_camnoc_nrt_axi_clk", &cam_cc, 0x3f },
269+
{ "cam_cc_camnoc_rt_axi_clk", &cam_cc, 0x3c },
270+
{ "cam_cc_cci_0_clk", &cam_cc, 0x35 },
271+
{ "cam_cc_cci_1_clk", &cam_cc, 0x36 },
272+
{ "cam_cc_core_ahb_clk", &cam_cc, 0x42 },
273+
{ "cam_cc_cpas_ahb_clk", &cam_cc, 0x37 },
274+
{ "cam_cc_cre_ahb_clk", &cam_cc, 0x47 },
275+
{ "cam_cc_cre_clk", &cam_cc, 0x46 },
276+
{ "cam_cc_csi0phytimer_clk", &cam_cc, 0x6 },
277+
{ "cam_cc_csi1phytimer_clk", &cam_cc, 0x8 },
278+
{ "cam_cc_csi2phytimer_clk", &cam_cc, 0xa },
279+
{ "cam_cc_csi3phytimer_clk", &cam_cc, 0xc },
280+
{ "cam_cc_csiphy0_clk", &cam_cc, 0x7 },
281+
{ "cam_cc_csiphy1_clk", &cam_cc, 0x9 },
282+
{ "cam_cc_csiphy2_clk", &cam_cc, 0xb },
283+
{ "cam_cc_csiphy3_clk", &cam_cc, 0xd },
284+
{ "cam_cc_icp_atb_clk", &cam_cc, 0x2e },
285+
{ "cam_cc_icp_clk", &cam_cc, 0x32 },
286+
{ "cam_cc_icp_cti_clk", &cam_cc, 0x2f },
287+
{ "cam_cc_icp_ts_clk", &cam_cc, 0x30 },
288+
{ "cam_cc_mclk0_clk", &cam_cc, 0x1 },
289+
{ "cam_cc_mclk1_clk", &cam_cc, 0x2 },
290+
{ "cam_cc_mclk2_clk", &cam_cc, 0x3 },
291+
{ "cam_cc_mclk3_clk", &cam_cc, 0x4 },
292+
{ "cam_cc_mclk4_clk", &cam_cc, 0x5 },
293+
{ "cam_cc_ope_0_ahb_clk", &cam_cc, 0x17 },
294+
{ "cam_cc_ope_0_areg_clk", &cam_cc, 0x16 },
295+
{ "cam_cc_ope_0_clk", &cam_cc, 0x13 },
296+
{ "cam_cc_soc_ahb_clk", &cam_cc, 0x41 },
297+
{ "cam_cc_sys_tmr_clk", &cam_cc, 0x34 },
298+
{ "cam_cc_tfe_0_ahb_clk", &cam_cc, 0x1f },
299+
{ "cam_cc_tfe_0_clk", &cam_cc, 0x18 },
300+
{ "cam_cc_tfe_0_cphy_rx_clk", &cam_cc, 0x1e },
301+
{ "cam_cc_tfe_0_csid_clk", &cam_cc, 0x1b },
302+
{ "cam_cc_tfe_1_ahb_clk", &cam_cc, 0x26 },
303+
{ "cam_cc_tfe_1_clk", &cam_cc, 0x20 },
304+
{ "cam_cc_tfe_1_cphy_rx_clk", &cam_cc, 0x25 },
305+
{ "cam_cc_tfe_1_csid_clk", &cam_cc, 0x23 },
306+
{ "cam_cc_tfe_2_ahb_clk", &cam_cc, 0x2d },
307+
{ "cam_cc_tfe_2_clk", &cam_cc, 0x27 },
308+
{ "cam_cc_tfe_2_cphy_rx_clk", &cam_cc, 0x2c },
309+
{ "cam_cc_tfe_2_csid_clk", &cam_cc, 0x2a },
310+
{ "cam_cc_top_shift_clk", &cam_cc, 0x44 },
311+
{ "measure_only_cam_cc_gdsc_clk", &cam_cc, 0x43 },
312+
{ "measure_only_cam_cc_sleep_clk", &cam_cc, 0x45 },
313+
/* DISPCC Entries */
314+
{ "disp_cc_mdss_accu_clk", &disp_cc, 0x70 },
315+
{ "disp_cc_mdss_ahb1_clk", &disp_cc, 0x5d },
316+
{ "disp_cc_mdss_ahb_clk", &disp_cc, 0x5a },
317+
{ "disp_cc_mdss_byte0_clk", &disp_cc, 0x24 },
318+
{ "disp_cc_mdss_byte0_intf_clk", &disp_cc, 0x25 },
319+
{ "disp_cc_mdss_dptx0_aux_clk", &disp_cc, 0x51 },
320+
{ "disp_cc_mdss_dptx0_crypto_clk", &disp_cc, 0x33 },
321+
{ "disp_cc_mdss_dptx0_link_clk", &disp_cc, 0x30 },
322+
{ "disp_cc_mdss_dptx0_link_intf_clk", &disp_cc, 0x32 },
323+
{ "disp_cc_mdss_dptx0_pixel0_clk", &disp_cc, 0x3c },
324+
{ "disp_cc_mdss_dptx0_pixel1_clk", &disp_cc, 0x3d },
325+
{ "disp_cc_mdss_dptx0_usb_router_link_intf_clk", &disp_cc, 0x31 },
326+
{ "disp_cc_mdss_esc0_clk", &disp_cc, 0x17 },
327+
{ "disp_cc_mdss_mdp1_clk", &disp_cc, 0x5b },
328+
{ "disp_cc_mdss_mdp_clk", &disp_cc, 0x58 },
329+
{ "disp_cc_mdss_mdp_lut1_clk", &disp_cc, 0x5c },
330+
{ "disp_cc_mdss_mdp_lut_clk", &disp_cc, 0x59 },
331+
{ "disp_cc_mdss_non_gdsc_ahb_clk", &disp_cc, 0x5e },
332+
{ "disp_cc_mdss_pclk0_clk", &disp_cc, 0x20 },
333+
{ "disp_cc_mdss_rscc_ahb_clk", &disp_cc, 0x5f },
334+
{ "disp_cc_mdss_rscc_vsync_clk", &disp_cc, 0x56 },
335+
{ "disp_cc_mdss_vsync1_clk", &disp_cc, 0x55 },
336+
{ "disp_cc_mdss_vsync_clk", &disp_cc, 0x50 },
337+
{ "measure_only_disp_cc_sleep_clk", &disp_cc, 0x67 },
338+
{ "measure_only_disp_cc_xo_clk", &disp_cc, 0x57 },
339+
/* GPUCC entries */
340+
{ "gpu_cc_ahb_clk", &gpu_cc, 0x17 },
341+
{ "gpu_cc_cx_accu_shift_clk", &gpu_cc, 0x24 },
342+
{ "gpu_cc_cx_ff_clk", &gpu_cc, 0x20 },
343+
{ "gpu_cc_cx_gmu_clk", &gpu_cc, 0x1d },
344+
{ "gpu_cc_cxo_clk", &gpu_cc, 0x1e },
345+
{ "gpu_cc_dpm_clk", &gpu_cc, 0x25 },
346+
{ "gpu_cc_freq_measure_clk", &gpu_cc, 0xf },
347+
{ "gpu_cc_gx_accu_shift_clk", &gpu_cc, 0x15 },
348+
{ "gpu_cc_gx_acd_ahb_ff_clk", &gpu_cc, 0x13 },
349+
{ "gpu_cc_gx_gmu_clk", &gpu_cc, 0x11 },
350+
{ "gpu_cc_gx_rcg_ahb_ff_clk", &gpu_cc, 0x14 },
351+
{ "gpu_cc_hub_aon_clk", &gpu_cc, 0x2a },
352+
{ "gpu_cc_hub_cx_int_clk", &gpu_cc, 0x1f },
353+
{ "gpu_cc_memnoc_gfx_clk", &gpu_cc, 0x21 },
354+
{ "gx_clkctl_debug_mux", &gpu_cc, 0xb },
355+
{ "measure_only_gpu_cc_cb_clk", &gpu_cc, 0x28 },
356+
{ "measure_only_gpu_cc_cxo_aon_clk", &gpu_cc, 0xe },
357+
{ "measure_only_gpu_cc_demet_clk", &gpu_cc, 0x10 },
358+
{ "measure_only_gpu_cc_gx_ahb_ff_clk", &gpu_cc, 0x12 },
359+
{ "measure_only_gpu_cc_rscc_hub_aon_clk", &gpu_cc, 0x29 },
360+
{ "measure_only_gpu_cc_rscc_xo_aon_clk", &gpu_cc, 0xd },
361+
{ "measure_only_gpu_cc_sleep_clk", &gpu_cc, 0x1b },
362+
/* VIDEOCC Entries */
363+
{ "measure_only_video_cc_ahb_clk", &video_cc, 0x5 },
364+
{ "measure_only_video_cc_sleep_clk", &video_cc, 0x9 },
365+
{ "measure_only_video_cc_xo_clk", &video_cc, 0x6 },
366+
{ "video_cc_mvs0_clk", &video_cc, 0x3 },
367+
{ "video_cc_mvs0_shift_clk", &video_cc, 0x7 },
368+
{ "video_cc_mvs0c_clk", &video_cc, 0x1 },
369+
{ "video_cc_mvs0c_shift_clk", &video_cc, 0x8 },
370+
{}
371+
};
372+
373+
struct debugcc_platform sm7635_debugcc = {
374+
"sm7635",
375+
sm7635_clocks,
376+
};

0 commit comments

Comments
 (0)