Skip to content

Commit d8ca28c

Browse files
author
Mine Starks
committed
Show source code locations on circuit diagrams
1 parent aeb4cbc commit d8ca28c

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

56 files changed

+4441
-1487
lines changed

Cargo.lock

Lines changed: 1 addition & 0 deletions
Some generated files are not rendered by default. Learn more about customizing how changed files appear on GitHub.

library/src/tests.rs

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,7 @@ mod table_lookup;
1717
use indoc::indoc;
1818
use qsc::{
1919
Backend, LanguageFeatures, PackageType, SourceMap, SparseSim,
20-
interpret::{self, GenericReceiver, Interpreter, Result, Value},
20+
interpret::{self, GenericReceiver, Interpreter, Value},
2121
target::Profile,
2222
};
2323

@@ -57,7 +57,7 @@ pub fn test_expression_with_lib_and_profile_and_sim(
5757
expr: &str,
5858
lib: &str,
5959
profile: Profile,
60-
sim: &mut impl Backend<ResultType = impl Into<Result>>,
60+
sim: &mut impl Backend,
6161
expected: &Value,
6262
) -> String {
6363
let mut stdout = vec![];
@@ -106,7 +106,7 @@ pub fn test_expression_fails_with_lib_and_profile_and_sim(
106106
expr: &str,
107107
lib: &str,
108108
profile: Profile,
109-
sim: &mut impl Backend<ResultType = impl Into<Result>>,
109+
sim: &mut impl Backend,
110110
) -> String {
111111
let mut stdout = vec![];
112112
let mut out = GenericReceiver::new(&mut stdout);

0 commit comments

Comments
 (0)