Skip to content

Commit f0c8b61

Browse files
committed
disable dcache
1 parent f7699d0 commit f0c8b61

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

drv/stm32h7-startup/src/lib.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -154,7 +154,7 @@ pub fn system_init_custom(
154154
// Turn on CPU I/D caches to improve performance at the higher clock speeds
155155
// we're about to enable.
156156
cp.SCB.enable_icache();
157-
cp.SCB.enable_dcache(&mut cp.CPUID);
157+
//cp.SCB.enable_dcache(&mut cp.CPUID);
158158

159159
// The Flash controller comes out of reset configured for 3 wait states.
160160
// That's approximately correct for 64MHz at VOS3, which is fortunate, since

0 commit comments

Comments
 (0)