Skip to content

riscv: Enable setting external interrupt bits in mie #314

@aarch64angel

Description

@aarch64angel

The low power core in the Espressif esp32c6 microcontroller has all external interrupts routed to interrupt 30, but the current mask on mie prevents the corresponding bit from being set.

Metadata

Metadata

Assignees

No one assigned

    Labels

    No labels
    No labels

    Type

    No type

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions