Skip to content

Line label reordering during Circuit concatenation #472

@sserita

Description

@sserita

Line labels can potentially be reordered during + between Circuit objects. Some protocols (such as circuit-mirroring-based techniques) compute expected output bitstrings, and this addition reordering can happen unexpectedly and cause a mismatch between final circuit line labels and implicit line labels of the computed bitstring.

We're catching these reorderings in our MCFE-based code now, but we should revisit this to see if there could have been better behavior to prevent the bug in the first place.

Metadata

Metadata

Assignees

No one assigned

    Labels

    bugA bug or regression

    Type

    No type

    Projects

    No projects

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions