Skip to content

Commit 71cae79

Browse files
committed
add mips64 sys.rs
Signed-off-by: Kaiyang Wu <[email protected]>
1 parent 68b1936 commit 71cae79

File tree

3 files changed

+3543
-1
lines changed

3 files changed

+3543
-1
lines changed

.github/workflows/ci.yml

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -71,6 +71,7 @@ jobs:
7171
target:
7272
- riscv64gc-unknown-linux-gnu
7373
- loongarch64-unknown-linux-gnu
74+
- mips64el-unknown-linux-gnuabi64
7475

7576
steps:
7677
- uses: actions/checkout@v4

src/sys/mod.rs

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -21,7 +21,8 @@ use libc::*;
2121
target_arch = "x86_64",
2222
target_arch = "aarch64",
2323
target_arch = "riscv64",
24-
target_arch = "loongarch64"
24+
target_arch = "loongarch64",
25+
target_arch = "mips64"
2526
)),
2627
not(io_uring_skip_arch_check)
2728
))]

0 commit comments

Comments
 (0)