We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 6d69f16 commit 6f0ad6eCopy full SHA for 6f0ad6e
dts/arm/st/n6/stm32n6.dtsi
@@ -852,6 +852,14 @@
852
resets = <&rctl STM32_RESET(APB5, 1)>;
853
status = "disabled";
854
};
855
+
856
+ npu: npu@580c0000 {
857
+ compatible = "st,stm32-npu";
858
+ reg = <0x580c0000 0x1000>;
859
+ clocks = <&rcc STM32_CLOCK(AHB5, 31)>;
860
+ resets = <&rctl STM32_RESET(AHB5, 31)>;
861
+ status = "disabled";
862
+ };
863
864
865
dts/bindings/misc/st,stm32-npu.yaml
@@ -0,0 +1,18 @@
1
+# Copyright (c) 2025 STMicroelectronics
2
+# SPDX-License-Identifier: Apache-2.0
3
4
+description: STM32 Neural-ART accelerator
5
6
+compatible: "st,stm32-npu"
7
8
+include: [reset-device.yaml, base.yaml]
9
10
+properties:
11
+ reg:
12
+ required: true
13
14
+ clocks:
15
16
17
+ resets:
18
0 commit comments