Skip to content

Commit f8a5b47

Browse files
dts: arm: microchip: sam: add pit64b device to sama7g5
Add pit64b1 ~ pit64b5 counter devices to sama7g5 Signed-off-by: CHEN Xing <[email protected]>
1 parent ac7d064 commit f8a5b47

File tree

1 file changed

+45
-0
lines changed

1 file changed

+45
-0
lines changed

dts/arm/microchip/sam/sama7g5.dtsi

Lines changed: 45 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -440,6 +440,51 @@
440440
interrupts = <GIC_SPI 70 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
441441
};
442442

443+
pit64b1: timer@e1804000 {
444+
compatible = "microchip,sam-pit64b-counter";
445+
reg = <0xe1804000 0x4000>;
446+
clocks = <&pmc PMC_TYPE_PERIPHERAL 71>, <&pmc PMC_TYPE_GCK 71>;
447+
clock-names = "pclk", "gclk";
448+
interrupt-parent = <&gic>;
449+
interrupts = <GIC_SPI 71 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
450+
};
451+
452+
pit64b2: timer@e1808000 {
453+
compatible = "microchip,sam-pit64b-counter";
454+
reg = <0xe1808000 0x4000>;
455+
clocks = <&pmc PMC_TYPE_PERIPHERAL 72>, <&pmc PMC_TYPE_GCK 72>;
456+
clock-names = "pclk", "gclk";
457+
interrupt-parent = <&gic>;
458+
interrupts = <GIC_SPI 72 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
459+
};
460+
461+
pit64b3: timer@e2004000 {
462+
compatible = "microchip,sam-pit64b-counter";
463+
reg = <0xe2004000 0x4000>;
464+
clocks = <&pmc PMC_TYPE_PERIPHERAL 73>, <&pmc PMC_TYPE_GCK 73>;
465+
clock-names = "pclk", "gclk";
466+
interrupt-parent = <&gic>;
467+
interrupts = <GIC_SPI 73 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
468+
};
469+
470+
pit64b4: timer@e2008000 {
471+
compatible = "microchip,sam-pit64b-counter";
472+
reg = <0xe2008000 0x4000>;
473+
clocks = <&pmc PMC_TYPE_PERIPHERAL 74>, <&pmc PMC_TYPE_GCK 74>;
474+
clock-names = "pclk", "gclk";
475+
interrupt-parent = <&gic>;
476+
interrupts = <GIC_SPI 74 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
477+
};
478+
479+
pit64b5: timer@e2810000 {
480+
compatible = "microchip,sam-pit64b-counter";
481+
reg = <0xe2810000 0x4000>;
482+
clocks = <&pmc PMC_TYPE_PERIPHERAL 75>, <&pmc PMC_TYPE_GCK 75>;
483+
clock-names = "pclk", "gclk";
484+
interrupt-parent = <&gic>;
485+
interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
486+
};
487+
443488
pmc: clock-controller@e0018000 {
444489
compatible = "microchip,sam-pmc";
445490
reg = <0xe0018000 0x200>;

0 commit comments

Comments
 (0)