Skip to content

Commit d2fcd5b

Browse files
committed
update
1 parent 0e0331e commit d2fcd5b

File tree

1 file changed

+1
-3
lines changed

1 file changed

+1
-3
lines changed

README.md

Lines changed: 1 addition & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -13,9 +13,7 @@ digital circuit. Below is a circuit written in Verilog.
1313
module simple (input1, input2, input3, out);
1414
1515
// primary inputs
16-
input input1;
17-
input input2;
18-
input input3;
16+
input input1, input2, input3;
1917
2018
wire input1;
2119
wire input2;

0 commit comments

Comments
 (0)