Skip to content

Commit d6d7478

Browse files
committed
Merge branch 'fix_readme'
2 parents f62b76d + b32c0fc commit d6d7478

File tree

2 files changed

+6
-4
lines changed

2 files changed

+6
-4
lines changed

README.md

Lines changed: 4 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -324,12 +324,14 @@ If you installed GTKwave and enable 'sim.view_waveform()' in 'hello_led.py', you
324324
Veriloggen Extension Libraries
325325
==============================
326326

327-
### Mixed-Paradigm High-Level Synthesis
327+
Mixed-Paradigm High-Level Synthesis
328+
--------------------
328329

329330
- veriloggen.thread.Thread: Procedural high-level synthesis for DMA and I/O controls
330331
- veriloggen.thread.Stream: Dataflow-based high-level synthesis for high-performance stream processing
331332

332-
### Frequently-used Abstractions
333+
Frequently-used Abstractions
334+
--------------------
333335

334336
- veriloggen.verilog: Verilog HDL source code synthesis and import APIs
335337
- veriloggen.simulation: Simulation APIs via Verilog simulators

README.rst

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -339,15 +339,15 @@ Veriloggen Extension Libraries
339339
==============================
340340

341341
Mixed-Paradigm High-Level Synthesis
342-
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
342+
-----------------------------------
343343

344344
- veriloggen.thread.Thread: Procedural high-level synthesis for DMA and
345345
I/O controls
346346
- veriloggen.thread.Stream: Dataflow-based high-level synthesis for
347347
high-performance stream processing
348348

349349
Frequently-used Abstractions
350-
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
350+
----------------------------
351351

352352
- veriloggen.verilog: Verilog HDL source code synthesis and import APIs
353353
- veriloggen.simulation: Simulation APIs via Verilog simulators

0 commit comments

Comments
 (0)