Skip to content
View Thanush-03's full-sized avatar
🎯
Focusing
🎯
Focusing

Block or report Thanush-03

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Content in all repositories owned by your account will be closed.
Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Thanush-03/README.md

πŸ‘‹ Hi, I'm Thanush K

Electronics & Communication Engineering Student | RTL Design | VLSI | Embedded Systems

I'm an Electronics & Communication Engineering undergraduate with a strong interest in Digital Design, RTL Design, VLSI, Verilog HDL, Embedded Systems, and Hardware Development.

I enjoy designing, simulating, debugging, and documenting hardware-oriented projects while developing a strong understanding of how digital systems work from logic-level concepts to RTL implementation.


πŸ‘¨β€πŸ’» About Me

  • πŸŽ“ Electronics & Communication Engineering undergraduate
  • πŸ”§ Interested in RTL Design, VLSI, Digital Electronics and Embedded Systems
  • 🧠 Currently strengthening my knowledge of Digital Logic, FSMs, Computer Architecture and RTL Design
  • πŸ’» Experienced with Verilog HDL and hardware simulation
  • πŸ”¬ Interested in CMOS/VLSI concepts and digital circuit design
  • πŸ› οΈ Experienced with EDA and embedded development tools
  • πŸ“š Continuously working on hardware projects to improve practical design skills
  • 🎯 Interested in opportunities related to RTL Design, VLSI, Verification and Embedded Hardware

πŸ› οΈ Technical Skills

Digital Design

  • Digital Logic Design
  • Combinational & Sequential Circuits
  • Finite State Machines (FSM)
  • Mealy & Moore Machines
  • Counters & Registers
  • Multiplexers & Decoders
  • State Transition Design
  • Timing Concepts
  • Synchronous Digital Design
  • Reset & Clock Design

RTL & Verilog

  • Verilog HDL
  • RTL Design
  • Behavioral Modeling
  • Structural Modeling
  • Testbench Development
  • Simulation & Waveform Analysis
  • FSM-based Design
  • Sequential Logic
  • Combinational Logic
  • RTL Debugging
  • Basic RTL Synthesis Concepts

VLSI Concepts

  • Digital VLSI Fundamentals
  • CMOS Logic Fundamentals
  • Static CMOS Logic
  • Propagation Delay
  • Power & Area Trade-offs
  • Combinational Logic Implementation
  • Sequential Logic Concepts
  • RTL-to-Gate-Level Design Flow
  • Basic Synthesis Concepts
  • Hardware Design Methodology

Embedded Hardware

  • STM32 Microcontrollers
  • STM32 NUCLEO Boards
  • Peripheral Configuration
  • UART Communication
  • IΒ²C Communication
  • Timers
  • GPIO
  • Sensor Interfacing
  • OLED Display Interfacing
  • Hardware Debugging

PCB Design

  • Schematic Design
  • PCB Layout
  • Component Selection
  • Footprint Assignment
  • Power Distribution
  • Decoupling
  • ERC Checking
  • PCB Design using KiCad
  • Basic Hardware Design Practices

Tools

  • STM32CubeIDE
  • KiCad
  • Xilinx Vivado
  • Icarus Verilog
  • GTKWave
  • Yosys
  • VS Code
  • Git
  • GitHub
  • Linux / Ubuntu

πŸš€ Featured Projects

πŸ” Sequence Detector Access Code Lock

Verilog HDL | FSM | RTL Design | Icarus Verilog | GTKWave | Yosys

Designed a digital access-control system using a Mealy Finite State Machine.

Key Concepts

  • FSM-based digital design
  • State transition logic
  • Sequential and combinational logic
  • Synchronous reset
  • Pattern detection
  • RTL implementation
  • Simulation and waveform verification
  • Logic synthesis

Achievements

  • Designed an FSM capable of detecting a predefined binary sequence
  • Implemented the complete design using Verilog HDL
  • Developed a dedicated testbench for functional verification
  • Verified state transitions through simulation
  • Analysed input/output behaviour using GTKWave
  • Performed RTL synthesis using Yosys
  • Debugged simulation and RTL implementation issues

Tools Used

Verilog Icarus Verilog GTKWave Yosys


πŸ”Œ AMBA APB Interface

Verilog HDL | RTL Design | AMBA | APB | Simulation | Synthesis

Designed and implemented an AMBA APB interface to understand low-complexity peripheral communication and RTL bus architecture.

Key Concepts

  • AMBA architecture
  • APB protocol
  • Master-slave communication
  • Address decoding
  • Read/write transactions
  • Control signals
  • FSM-based protocol control
  • RTL design
  • Simulation
  • Synthesis

Achievements

  • Studied the APB transaction protocol and signal behaviour
  • Designed RTL logic for APB communication
  • Implemented protocol control using Verilog
  • Developed simulation logic to verify read/write operations
  • Analysed protocol timing and state transitions
  • Used open-source RTL tools for simulation and synthesis
  • Gained practical understanding of SoC peripheral bus architecture

Tools Used

Verilog Icarus Verilog GTKWave Yosys


πŸ–₯️ STM32 OLED Display System

STM32 NUCLEO-F103RB | SSD1306 | IΒ²C | UART | STM32CubeIDE

Developed an embedded hardware project using an STM32F103RB microcontroller and an SSD1306 OLED display.

Key Concepts

  • Microcontroller architecture
  • GPIO configuration
  • IΒ²C communication
  • UART communication
  • Timer configuration
  • Peripheral initialization
  • OLED interfacing
  • Embedded debugging

Achievements

  • Configured STM32 peripherals using STM32CubeIDE
  • Worked with the STM32F103RB microcontroller
  • Integrated an SSD1306 OLED display
  • Implemented IΒ²C-based display communication
  • Worked with UART for debugging and serial communication
  • Used hardware timers for precise timing requirements
  • Debugged peripheral configuration and hardware communication issues

Tools & Hardware

STM32CubeIDE STM32F103RB SSD1306 IΒ²C UART


🌑️ Temperature & Humidity Measurement System

STM32 | DHT11 | OLED | UART | Embedded Hardware

Developed a temperature and humidity measurement system using an STM32 microcontroller and DHT11 sensor.

Key Concepts

  • Digital sensor interfacing
  • GPIO timing
  • Microsecond-level delays
  • Sensor communication protocol
  • UART debugging
  • OLED display interfacing
  • Embedded system debugging

Achievements

  • Implemented DHT11 communication with the STM32
  • Developed sensor start and response detection logic
  • Worked with precise timing requirements
  • Implemented temperature and humidity data acquisition
  • Used UART output for debugging sensor communication
  • Integrated sensor data with an OLED display architecture
  • Debugged sensor communication and timing issues

Hardware

STM32 NUCLEO-F103RB DHT11 SSD1306 OLED


πŸ”§ KiCad PCB Design Project

KiCad | Schematic Design | PCB Layout | ERC | Hardware Design

Designed a custom PCB schematic and layout while learning practical PCB development methodologies.

Key Concepts

  • Schematic capture
  • Component selection
  • Net connectivity
  • Power distribution
  • Decoupling
  • Footprints
  • PCB layout
  • Electrical Rules Check
  • Hardware design documentation

Achievements

  • Created a complete electronic schematic
  • Selected appropriate components and footprints
  • Designed power and ground connections
  • Added decoupling components for power stability
  • Assigned footprints to schematic components
  • Performed Electrical Rules Check (ERC)
  • Debugged schematic connectivity warnings
  • Developed a structured PCB design workflow

Tool

KiCad


🧠 Core Technical Concepts

My current technical learning focuses on understanding hardware at multiple abstraction levels.

Digital Design

Boolean Logic
     ↓
Combinational Logic
     ↓
Sequential Logic
     ↓
Finite State Machines
     ↓
RTL Design
     ↓
Simulation
     ↓
Synthesis
     ↓
Gate-Level Hardware

RTL Design Flow

Specification
     ↓
Architecture
     ↓
RTL Design
     ↓
Testbench
     ↓
Simulation
     ↓
Functional Verification
     ↓
Synthesis
     ↓
Design Analysis

This workflow is helping me build a stronger foundation for VLSI and RTL-oriented engineering roles.


πŸ“Š Areas of Technical Interest

RTL Design

Designing hardware functionality using Verilog and understanding how RTL describes digital hardware.

Digital Verification

Developing testbenches, analysing waveforms, checking expected behaviour and debugging RTL designs.

VLSI

Understanding the relationship between digital logic, RTL, synthesis and physical hardware implementation.

Embedded Hardware

Working with microcontrollers, peripherals, communication interfaces and external hardware devices.

PCB Design

Understanding how electronic circuits move from schematic-level design to a physical PCB.

Computer Architecture

Currently developing knowledge in:

  • Processor architecture
  • Datapath and control
  • Memory concepts
  • Bus architectures
  • Peripheral interfaces
  • Hardware/software interaction

πŸ“š Currently Learning

  • Advanced Verilog HDL
  • RTL Design Techniques
  • Digital Design
  • FSM Design
  • Hardware Verification
  • AMBA Protocols
  • Computer Architecture
  • CMOS/VLSI Fundamentals
  • RTL Synthesis
  • Timing Concepts
  • Hardware Design Methodologies

πŸ† Project Achievements

Through my academic and personal projects, I have gained practical experience in:

  • βœ… Designing FSM-based digital systems
  • βœ… Writing synthesizable Verilog RTL
  • βœ… Developing Verilog testbenches
  • βœ… Analysing simulation waveforms
  • βœ… Performing basic RTL synthesis
  • βœ… Understanding AMBA APB architecture
  • βœ… Working with STM32 microcontrollers
  • βœ… Interfacing IΒ²C peripherals
  • βœ… Working with UART communication
  • βœ… Interfacing digital sensors
  • βœ… Designing electronic schematics
  • βœ… Performing PCB Electrical Rules Checks
  • βœ… Debugging hardware and RTL designs
  • βœ… Working with professional EDA tools

🧰 Development & EDA Environment

RTL / HDL β”œβ”€β”€ Verilog β”œβ”€β”€ Icarus Verilog β”œβ”€β”€ GTKWave └── Yosys

Embedded β”œβ”€β”€ STM32CubeIDE β”œβ”€β”€ STM32F103RB └── Peripheral Interfaces

PCB └── KiCad

Development β”œβ”€β”€ VS Code β”œβ”€β”€ Git β”œβ”€β”€ GitHub └── Linux / Ubuntu



# πŸ“ˆ My Engineering Approach

I follow a practical approach when developing hardware projects:

**Understand β†’ Design β†’ Implement β†’ Simulate β†’ Debug β†’ Verify β†’ Document**

I believe that understanding **why a circuit works** is more important than simply making the code compile or the hardware run.


# πŸ“‚ Repository Philosophy

I aim to keep my repositories:

* πŸ“– Well documented
* 🧩 Structured clearly
* πŸ”¬ Reproducible
* πŸ§ͺ Properly tested
* πŸ“ Supported with diagrams and screenshots
* πŸ”§ Focused on practical engineering concepts



# 🀝 Connect With Me

I'm interested in connecting with students, engineers, researchers and professionals working in:

**RTL Design β€’ VLSI β€’ Digital Design β€’ Verification β€’ Embedded Hardware**

πŸ“§ **Email:** tk419308@gmail.com

πŸ’Ό **LinkedIn:** https://www.linkedin.com/in/thanushk03 

🌐 **GitHub:** https://github.com/Thanush-03


## ⭐ Thanks for visiting my profile!

If you find any of my projects interesting, feel free to explore the repositories and leave a ⭐.

**Keep learning. Keep building. Keep debugging.**

Popular repositories Loading

  1. github.com-bit-wizardz-mite-kvgce-hackwise-problem1 github.com-bit-wizardz-mite-kvgce-hackwise-problem1 Public

  2. numfocus numfocus Public

    Forked from numfocus/numfocus

    NumFOCUS Foundation Documents

  3. python-gsoc.github.io python-gsoc.github.io Public

    Forked from python-gsoc/python-gsoc.github.io

    Website and ideas page for Python's Google Summer of Code efforts

    HTML

  4. lf-podcast lf-podcast Public

    Forked from linuxfoundation/lf-podcast

    From the Linux Foundation office in New York City, welcome to "The Untold Stories of Open Source". Each week we explore the people who are supporting Open Source projects, how they became involved …

    JavaScript

  5. alphafold3 alphafold3 Public

    Forked from google-deepmind/alphafold3

    AlphaFold 3 inference pipeline.

    Python

  6. openelisglobal-core openelisglobal-core Public

    Forked from openelisglobal/openelisglobal-core

    Global OpenELIS (Enterprise Laboratory Information System) is an initiative to provide laboratory information systems for resource-constrained international clinical and reference laboratories.

    Java