Skip to content

[abc] Added ability to simulate BLIF files #54

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom
Draft
wants to merge 56 commits into
base: master
Choose a base branch
from
Draft

[abc] Added ability to simulate BLIF files #54

wants to merge 56 commits into from

Conversation

nickfraser
Copy link
Collaborator

... via converting them to verilog files. Depends on #51 & #53.

nickfraser added 30 commits May 10, 2021 15:09
@nickfraser
[nn] Added ability to gather activation stastitics during LUT inference.
f34238d
@nickfraser
[jsc] Added script to save LUTs and activation statistics.
aa622a4
@nickfraser
[nn] Added extra parameter to specify a cutoff, for if a TT entry sho…
4d75911 
…uld be included in the output verilog.
@nickfraser
[jsc] Made verification of verilog simulation optional with a flag.
5382815
@nickfraser
[jsc] Added loading of calculated histograms and specifying a TT freq…
45d7955 
…uency threshold.
@nickfraser
[nn] Added a default case to verilog LUT generation.
dc302d1
@nickfraser
[nn/jsc] Made registers optional in verilog generation. Default is no…
536271b 
… registers.
@nickfraser
[verilog] Added 'parallel case' statement to generated verilog.
f4e7810
@nickfraser
Revert "[verilog] Added 'parallel case' statement to generated verilog."
40d72e5 
This reverts commit f4e7810.
@nickfraser
Merge remote-tracking branch 'public/master' into feat/track_cares
781c49f
@nickfraser
[jsc] Bugfixes in setting histograms / frequency values
7970fce
@nickfraser
Merge remote-tracking branch 'public/master' into feat/track_cares
3ce8395
@nickfraser
[jsc] Updated default PCA to be 12 dimensions.
fbf8238
@nickfraser
[jsc] Fixed description of commandline arguments
01f8d43
@nickfraser
Merge branch 'master' into feat/track_cares
4c3ec04
@nickfraser
[jsc] Initial basic code for abc intergration.
1ed85a5
@nickfraser
[abc] Updated module to pull information from the input model. Create…
2857e71 
…d end-to-end example.
@nickfraser
Added AMC depencency to Dockerfile.
52f8c64
@nickfraser
Merge branch 'master' into feat/track_cares
c7be6c6
@nickfraser
[nids] Initial version supporting histograms.
691944e
@nickfraser
Merge branch 'master' into feat/track_cares
15600a6
@nickfraser
Merge remote-tracking branch 'origin/feat/track_cares' into feat/abc_…
91aeb19 
…integration
@nickfraser
[abc] Updated script generation function to support specifying the ra…
60e1213 
…rity optimization command.
@nickfraser
[docker] Updated ABC version.
5347456
@nickfraser
[abc] Initial ABC synthesis flow. Need to fetch results from output s…
f32fe89 
…trings.
@nickfraser
[abc] Added option to specify the BDD command for synthesis preset.
5da1be5
@nickfraser
[abc] Used re to extract important information for the ABC logs.
580a04f
@nickfraser
[abc] Added functions for generic synthesis optimizations and final t…
2b4273e 
…ech mapping / pipelining.
@nickfraser
[abc] Updated simulation/evaluation to work on blif models.
3149493
@nickfraser
[abc] Bugfixes for putontop commands.
d345c38
@nickfraser
[abc] Disabled print of the best model in the iterative optimizer.
2273631
@nickfraser
[abc] Added PyVerilator compatible verilog wrapper and post-process f…
0d01979 
…unctions for ABC-generated verilog.
@nickfraser
[synthesis] Updated ABC synthesis to fix the generated verilog and ge…
ebdb1f0 
…nerate the verilog wrapper.
@nickfraser
[jsc] Updated neq2lut_abc scripts to work with new end-to-end ABC syn…
71bc3d7 
…thesis flow.
@nickfraser
[jsc] Added scripts to convert blif->verilog, and to test the verilog.
63d7547
@nickfraser
[abc] Added option to specify the mfs2 command and mapping command.
98f8342
@nickfraser
Merge branch 'feat/abc_integration' into feat/abc_integration_test_blif
a39ebf6
@nickfraser
Merge branch 'master' into feat/track_cares
598ed21
@nickfraser
[abc] Updated pipelining to return #nodes
410d493
@nickfraser
Merge branch 'feat/abc_integration' into feat/abc_integration_test_blif
25b7fab
@nickfraser
[ex/jsc] Bugfix when simulating a pipelined design
c921b1e
@nickfraser
[verilog] Adds missing clock from ABC-generated verilog, if necessary
0740d26
@nickfraser
Merge branch 'feat/abc_integration' into feat/abc_integration_test_blif
0e63348
@nickfraser
[ex/jsc] Added FPGA synthesis script
bc34da0
@nickfraser
Merge branch 'feat/track_cares' into feat/abc_integration
f04214a
@nickfraser
Merge branch 'feat/abc_integration' into feat/abc_integration_test_blif
ccd3248
@nickfraser
[ex/jsc] Bugfix / added AVG ROC-AUC to results
7e83a9c
@nickfraser
Merge branch 'feat/track_cares' into feat/abc_integration
43251e8
@nickfraser
Merge branch 'feat/abc_integration' into feat/abc_integration_test_blif
e550cfe
@nickfraser
[ex/jsc] Bugfix: added AVG ROC-AUC results
3b53131
@nickfraser
Merge branch 'feat/abc_integration' into feat/abc_integration_test_blif
3074012
@nickfraser
[ex/jsc] Bugfix: support measuring AVG ROC-AUC
b42cea7
@nickfraser nickfraser mentioned this pull request Sep 12, 2024
Draft
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Reviewers
No reviews
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

Successfully merging this pull request may close these issues.
1 participant
@nickfraser