Skip to content

sarthh7777/DDS-project

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 

Repository files navigation

Write your mini-project title

Team Details

Detail

Semester: 3rd Sem B. Tech. CSE

Section: S1/S2

Member-1: Abhijit Kar, 231CS106, [email protected]

member-2: Sarth Shah,

Member-3: Name, Roll No., email

Abstract

Detail

Write your updatede abstract here

Working

Detail

Explain the working of your model with the help of a functional table (compulsory) followed by the flowchart.

Logisim Circuit Diagram

Detail

Update a neat logisim circuit diagram

Verilog Code

Detail

Neatly update the Verilog code in code style only.

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published