Skip to content
View NeuTriNos0911's full-sized avatar

Block or report NeuTriNos0911

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
NeuTriNos0911/README.md

Hi, I'm Yash Pandey

I build AI, embedded systems, and full-stack projects that connect practical interfaces with real engineering problems. My work spans voice AI, biomedical signal processing, Verilog design, automation, and interactive web experiences.

LinkedIn | Email | GitHub

What I Build

  • AI agents and voice interfaces for real-world workflows.
  • Deep learning projects for signal processing and healthcare use cases.
  • Digital design projects using Verilog and hardware-oriented thinking.
  • Interactive frontend prototypes with JavaScript, React, and 3D web tooling.
  • Automation scripts for GitHub and developer workflows.

Featured Projects

Project What It Shows Tech
Bloomberg Market Intelligence Dashboard Live market-intelligence dashboard demo with auto-refreshing ticker data, watchlist search, charts, heatmap, macro calendar, CSV export, and GitHub Pages demo. TypeScript, Vite, HTML/CSS, GitHub Pages
AI Receptionist Multi-industry voice receptionist MVP with lead capture and business-profile customization. Python, React, LiveKit, OpenAI, SQLite
Fetal ECG Extraction Pix2Pix GAN approach for separating fetal ECG signals from maternal ECG recordings. Python, PyTorch, GANs, biomedical signals
3D Map Navigator Live 3D store navigation demo with category search, GLB model rendering, interactive map controls, and GitHub Pages demo. HTML, CSS, JavaScript, Three.js
4-Bit ALU in Verilog Verilog ALU design with operation-specific testbenches. Verilog, Icarus Verilog, GTKWave
Traffic Light Controller FSM-based traffic controller design for a T-junction. Verilog, digital design, FSMs

Technical Focus

Python, PyTorch, JavaScript, React, Node.js, Verilog, HTML/CSS, Git, GitHub APIs, Arduino, Raspberry Pi, embedded systems, and AI application development.

Currently Exploring

  • Realtime voice agents and practical AI assistants.
  • Biomedical signal processing with deep learning.
  • Better developer automation and GitHub workflows.
  • Embedded systems, drones, and hardware-connected software.

Popular repositories Loading

  1. ecg_for_fetus ecg_for_fetus Public

    Fetal ECG extraction from maternal ECG using Pix2Pix GANs in the time-frequency domain.

    Python

  2. NeuTriNos0911 NeuTriNos0911 Public

    Portfolio profile README for Yash Pandey.

  3. 3D-map-navigator 3D-map-navigator Public

    Interactive 3D store map navigator built with HTML, CSS, JavaScript, Three.js, and GLB models.

    JavaScript

  4. audioX audioX Public

    ASR prototype concept for word-level timestamps and speaker diarization.

  5. Traffic-Light-Controller-using-Verilog-main Traffic-Light-Controller-using-Verilog-main Public

    Verilog finite-state traffic light controller for a T-junction with timing logic and waveform documentation.

  6. Verilog-4-Bit-ALU-main Verilog-4-Bit-ALU-main Public

    4-bit ALU in Verilog with operation-specific testbenches for arithmetic, comparison, and logic operations.

    Verilog