You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
End-to-end Digital VLSI project demonstrating a Full Adder from RTL to GDS using Yosys and OpenROAD, extended with a custom CMOS Full Adder standard cell and system-level evaluation.
About
End-to-end Digital VLSI project demonstrating a Full Adder from RTL to GDS using Yosys and OpenROAD, extended with a custom CMOS Full Adder standard cell and system-level evaluation.