Skip to content
View cjhonlyone's full-sized avatar
🏫
Working from home
🏫
Working from home

Highlights

  • Pro

Block or report cjhonlyone

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. NandFlashController NandFlashController Public

    AXI Interface Nand Flash Controller (Sync mode)

    Verilog 99 44

  2. picorv32_Xilinx picorv32_Xilinx Public

    A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz

    Verilog 77 21

  3. ADC-lvds ADC-lvds Public

    Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS

    Verilog 60 23

  4. axi-lite-master-interface axi-lite-master-interface Public

    use verilog to config IP with axi-lite interface

    Verilog 9 2

  5. GD-Based-MIMO-Waveform-Design GD-Based-MIMO-Waveform-Design Public

    Python 4 2

  6. LSEF-based-Algorithm LSEF-based-Algorithm Public

    An Efficient LSEF-based Algorithm for Binary Phase-Coded MIMO Radar Waveform Design

    MATLAB 1