Skip to content
View harishchittaragi's full-sized avatar

Block or report harishchittaragi

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don’t include any personal information such as legal names or email addresses. Markdown is supported. This note will only be visible to you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Soft_Nexis_Projects Soft_Nexis_Projects Public

    Verilog

  2. GCD_COMPUTATION GCD_COMPUTATION Public

    Verilog

  3. MUL_DATAPATH MUL_DATAPATH Public

    Verilog

  4. DVFT11 DVFT11 Public template

    Design Verification practice — Verilog, SystemVerilog, UVM, Verilog testbenches using Synopsys VCS

    SystemVerilog