Skip to content

Pull requests: riscv-collab/riscv-openocd

New pull request New
21 Open 833 Closed
21 Open 833 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Breakpoint size auto selection
#1288 opened Sep 8, 2025 by AlexandraKulyatskaya Loading…
target/riscv: hard reset DTM if dmistat is busy
#1287 opened Sep 4, 2025 by lz-bro Loading…
1
target/riscv: fix SV57 translation for kernel address space
#1285 opened Aug 22, 2025 by aap-sc Loading…
5
Apply XVC patch from openocd main to riscv
#1283 opened Aug 17, 2025 by stridge-tnp • Draft
3
target/riscv: access registers via reg->type
#1269 opened Jun 20, 2025 by en-sc Loading…
5
target/riscv: warn about truncating register values
#1268 opened Jun 20, 2025 by en-sc Loading…
2
Merge up to afbd01b0a46f3a81fe6076c002ad66973dcfb64c from upstream
#1267 opened Jun 20, 2025 by en-sc Loading…
4
target/riscv: Fix some timeout check order
#1265 opened Jun 13, 2025 by lz-bro Loading…
4
target/riscv: extend trigger controls
#1261 opened May 28, 2025 by lz-bro Loading…
32
riscv_openocd_poll(): fix premature termination of algorithms under SMP
#1259 opened May 19, 2025 by Wren6991 Loading…
3
target/riscv: fix riscv_mmu behaviour
#1256 opened May 14, 2025 by fk-sc Loading…
17
Add dcsr cetrig control
#1255 opened May 13, 2025 by lz-bro Loading…
43
target/riscv: Adjust to upstream coding style
#1254 opened May 6, 2025 by berolinux Loading…
1
target/riscv: Regenerate debug_defines.{c,h} from current riscv-debug…
#1253 opened May 6, 2025 by berolinux Loading…
5
target/riscv: active dm before get nextdm
#1252 opened May 6, 2025 by lz-bro Loading…
32
target/riscv: Add support for external triggers
#1243 opened Mar 31, 2025 by lz-bro Loading…
52
target/riscv: add is_virtual parameter to memory access method
#1241 opened Mar 18, 2025 by fk-sc Loading…
12
target/riscv: make sure target is halted when reset_halt is set
#1214 opened Jan 27, 2025 by jhqian Loading…
21
target/riscv: Add support for external triggers
#1179 opened Dec 2, 2024 by rbradford Loading…
20
enable additional platforms in CI
#1121 opened Aug 30, 2024 by aap-sc Loading…
16
Fix error on exit with uninitialized target
#1015 opened Feb 11, 2024 by tom-van Loading…
3
ProTip! Type g i on any issue or pull request to go back to the issue listing page.