Skip to content

soc: rtl87x2g: pm: add debug config and change stage time#203

Open
ZhiyuanTang17 wants to merge 1 commit intortkconnectivity:realtek-main-v3.5.0from
ZhiyuanTang17:dlps-debug-stage-time
Open

soc: rtl87x2g: pm: add debug config and change stage time#203
ZhiyuanTang17 wants to merge 1 commit intortkconnectivity:realtek-main-v3.5.0from
ZhiyuanTang17:dlps-debug-stage-time

Conversation

@ZhiyuanTang17
Copy link
Copy Markdown

  1. enlarge the exit and enter stage time
  2. add config to messure actual stage time

1. enlarge the exit and enter stage time
2. add config to messure actual stage time

Signed-off-by: Zhiyuan Tang <zhiyuan_tang@realsil.com.cn>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant