-
Notifications
You must be signed in to change notification settings - Fork 178
riscv
: Use riscv_pac::CoreInterrupt
in mie
register
#330
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: master
Are you sure you want to change the base?
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Some suggestions for code re-use, otherwise LGTM.
Ooops! I pushed a few more changes. Can you please review the PR again? I will address your comments after your new review! |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Small change requests for code-reuse. Otherwise, LGTM.
Co-authored-by: rmsyn <[email protected]>
Before merging, I have some doubts about the naming: What do you think about having Additionally, should I include |
Either one is fine, I don't have strong opinions either way.
Whatever name you choose, I would personally prefer consistent naming. Up to you, though.
I think it would be good to include it. The same type of user that would want the other free functions would probably also prefer this one to be available. |
I changed it to Another philosophical question... Should We can either leave both In any case, if you prefer, we can discuss this in a future PR |
This PR adds new methods and functions for the
mie
CSR. The idea is to use theriscv_pac::CoreInterruptNumber
trait to allow enabling and disabling target-specific interrupt sources (i.e., extending our API to non-standard interrupt sources).Closes #314