-
Notifications
You must be signed in to change notification settings - Fork 348
boards: ace30: enable KCPS dynamic clock control #10368
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
base: main
Are you sure you want to change the base?
Conversation
Enable dynamic clock switching for ACE30 Signed-off-by: Adrian Bonislawski <[email protected]>
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Pull Request Overview
This PR enables KCPS (Kilo Cycles Per Second) dynamic clock control for the Intel ADSP ACE30 PTL board configuration, allowing the system to dynamically adjust clock speeds at runtime.
Key Changes:
- Modified the ACE30 PTL board configuration to enable dynamic clock switching
💡 Add Copilot custom instructions for smarter, more guided reviews. Learn how to get started.
lgirdwood
left a comment
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@abonislawski I assume default is max clock if any CPC in missing ?
|
Yes, nothing has changed in this regard. I think we have most of the CPCs for PTL (but probably not all). |
|
A lot of red on the PTL SDW CI, rerun CI again in case its a DUT issue. |
|
SOFCI TEST |
|
@abonislawski there is an IPC timeout, see https://sof-ci.01.org/sofpr/PR10368/build17444/devicetest/index.html?model=PTLP_RVP_SDW&testcase=check-playback-3rounds Could we have a wrong CPC somewhere ? |
Enable dynamic clock switching for ACE30