-
Notifications
You must be signed in to change notification settings - Fork 829
Pull requests: OpenXiangShan/XiangShan
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
refactor(tage): add BaseTableAlignBank wrapper
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: code quality
To make code more readable & maintainable
topic: performance
To improve performance
fix(abtb): fix condition of writing new entry to abtb
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
refactor(mbtb): re-structure code
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: code quality
To make code more readable & maintainable
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
feat(ubtb): remove takenCnt & valid field
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: area
To reduce area comsuption
topic: performance
To improve performance
fix(Tage): fix tage tagged table performance
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
fix(Tage,mbtb): fix next set idx logic
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
timing(LoadMisalignBuffer): remove critical path from ECC
#5152
opened Oct 29, 2025 by
linjuanZ
Loading…
feat(sc): add globalTable and ghr
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
fix(resolve): flush branches that are not flushed by backend redirect
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
feat(Bpu,Ftq): bpu train use DecoupledIO
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
perf(ubtb): use fast train by default
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: performance
To improve performance
fix(vialuf): refactor vialuf to support fast wakeup
module: backend
Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
chore(backend): improve code quality
module: backend
Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan
topic: code quality
To make code more readable & maintainable
fix(CSR, NMI): fix the logic for gating Decode, Rename, Issue, Dispatch, Rob, Alu, Csr, fudian, yunsuan
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
nmi
module: backend
feat(abtb): support fast predict when s3 override
module: frontend
Bpu, Ftq, Ifu, ICache, IBuffer
topic: performance
To improve performance
perf(pf): add berti prefetch
module: memory
Memblock, DCache, TLB, Prefetcher, coupledL2, huancun
topic: performance
To improve performance
fix(LoadUnit): Memblock, DCache, TLB, Prefetcher, coupledL2, huancun
topic: funtionality
To introduce new function, e.g. new isa extension, bug fix, etc.. Or, to fix bug
tlb.req.kill is only valid when s1_valid
module: memory
timing(LoadQueueReplay): move needReplay generation to LDU
module: memory
Memblock, DCache, TLB, Prefetcher, coupledL2, huancun
topic: timing
To fix bad timing
feat(pdb): add asm and dasm commands for XSPdb
module: tool
difftest, gsim, XSpdb, Makefiles, scripts, etc.
#5011
opened Sep 8, 2025 by
SFangYy
Loading…
Previous Next
ProTip!
Find all pull requests that aren't related to any open issues with -linked:issue.